The course covers Design, Verification , SystemVerilog Assertions, Module-based Verification and Class-based SystemVerilog Verification with object-oriented verification concepts.
Date: November 9-13th, 2009 Place: BitSim's office in Stockholm
More information
For inquiries contact Doulos directly: info@doulos.com Tel: +44 (0)1425 471223
Copyright © 2007-09 BitSim AB
